

FlatLink[™] RECEIVER

FEAT	URES	D	GG PAC	·KAC	20
	28 Data Channel Expansion at up to 8 Mbytes/s Throughput		(TOP V		
• Sui	ited for SVGA, XGA, or SXGA Display	D22 [] V _{CC}
Dat	ta Transmission From Controller to	D23 [] D21
Dis	splay With Very Low EMI	D24 [-] D20
• For	ur Data Channels and Clock Low-Voltage	GND [• •		D19
Dif	ferential Channels In and 28 Data and		5] GND
Clo	ock Low-Voltage TTL Channels Out		6] D18
• Op	erates From a Single 3.3-V Supply With	4	7] D17
	D mW (Typ)		8] D16
• 5-V	/ Tolerant SHTDN Input	AOM [Ŭ] V _{CC}
	lling Clock-Edge-Triggered Outputs		10] D15
	ckaged in Thin Shrink Small-Outline	A1M [A1P [11 12] D14] D13
	ckage (TSSOP) With 20-Mil Terminal Pitch		12		GND
		LVDSV _{CC}	-		D12
	nsumes Less Than 1 mW When Disabled	A2M	14] D12
	de Phase-Lock Input Frequency		-	1] D10
	nge 31 MHz to 68 MHz		-		
• No	External Components Required for PLL] D9
• Inp	outs Meet or Exceed the Requirements of	A3M		1] D8
AN	ISI EIA/TIA-644 Standard	A3P	20] D7
• Imp	proved Replacement for the		21] GND
Nat	tional™ DS90C582	PLLGND	22] D6
		PLLV _{CC}	23	34	D5
DESC	RIPTION	PLLGND	24	33	
The SN	N75LVDS82 FlatLink™ receiver contains four	SHTDN [25	32] D3
	n, 7-bit parallel-out shift registers, a 7x clock	CLKOUT [26	31] V _{CC}
	sizer, and five low-voltage differential signaling	D0 [27] D2
(LVDS)) line receivers in a single integrated circuit.	GND [28	29] D1

These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, over five balanced-pair conductors, and expansion to 28 bits of single-ended low-voltage TTL (LVTTL) synchronous data at a lower transfer rate. The SN75LVDS82 can also be used with the SN75LVDS84 or SN75LVDS85 for 21-bit transfers.

When receiving, the high-speed LVDS data is received and loaded into registers at the rate of seven times (7x) the LVDS input clock (CLKIN). The data is then unloaded to a 28-bit-wide LVTTL parallel bus at the CLKIN rate. A phase-locked loop (PLL) clock synthesizer circuit generates a 7x clock for internal clocking and an output clock for the expanded data. The SN75LVDS82 presents valid data on the falling edge of the output clock (CLKOUT).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.



The SN75LVDS82 requires only five line-termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user. The only possible user intervention is the use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low-level on SHTDN clears all internal registers to a low level.

The SN75LVDS82 is characterized for operation over ambient air temperatures of 0°C to 70°C.



FUNCTIONAL BLOCK DIAGRAM





Figure 1. SN75LVDS82 Load and Shift Timing Sequences

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			UNIT
V_{CC}	Supply voltage range ⁽²⁾		–0.5 V to 4 V
Vo	Output voltage range (Dxx terminals)		–0.5 V to V _{CC} + 0.5 V
V		Any terminal except SHTDN	–0.5 V to V _{CC} + 0.5 V
VI	Input voltage range	SHTDN	–0.5 V to 5.5 V
	Continuous total power dissipation		See Dissipation Rating Table
T _A	Operating temperature range		0°C to 70°C
T _{stg}	Storage temperature range		–65°C to 150°C
	Lead temperature 1,6 mm (1/16 in) from ca	ase for 10 s	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND, unless otherwise noted.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR ⁽¹⁾	T _A = 70°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING
DGG	1377 mW	11.0 mW/°C	822 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
VIH	High-level input voltage (SHTDN)	2			V
V _{IL}	Low-level input voltage (SHTDN)			0.8	V
$ V_{ID} $	Differential input voltage	0.1		0.6	V
V _{IC}	Common-mode input voltage (see Figure 2 and Figure 3)	$\frac{ V_{\text{ID}} }{2}$		$\frac{2.4 - \frac{ V_{\text{ID}} }{2}}{V_{\text{CC}} - 0.8}$	V
T _A	Operating free-air temperature	0		70	°C

TIMING REQUIREMENTS

		MIN	MAX	UNIT
t _c	Cycle time, input clock ⁽¹⁾	14.7	32.3	ns
t _{su1}	Setup time, input (see Figure 7)	600		ps
t _{h1}	Hold time, input (see Figure 7)	600		ps

(1) Parameter t_c is defined as the mean duration of a minimum of 32000 clock cycles.

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going differential input threshold voltage				100	mV
V _{IT-}	Negative-going differential input threshold voltage ⁽²⁾		-100			mV
V _{он}	High-level output voltage	$I_{OH} = -4 \text{ mA}$	2.4			V
V _{OL}	Low-level output voltage	$I_{OL} = 4 \text{ mA}$			0.4	V
		Disabled, All inputs open			280	μA
		Enabled, AnP = 1 V, AnM = 1.4 V, $t_c = 15.38 \text{ ns}$		60	74	
lcc	Quiescent current (average)	Enabled, $C_L = 8 \text{ pF}$, Grayscale pattern (see Figure 4), $t_c = 15.38 \text{ ns}$		74		mA
		Enabled, $C_L = 8 \text{ pF}$, Worst-case pattern (see Figure 5), $t_c = 15.38 \text{ ns}$		107		
IIH	High-level input current (SHTDN)	$V_{IH} = V_{CC}$			±20	μA
IL	Low-level input current (SHTDN)	$V_{IL} = 0$			±20	μA
IN	Input current (LVDS input terminals A and CLKIN)	$0 \le V_I \le 2.4 V$			±20	μA
oz	High-impedance output current	$V_0 = 0 \text{ or } V_{CC}$			±10	μA

(1) All typical values are at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$.

(2) The algebraic convention, in which the less-positive (more-negative) limit is designed minimum, is used in this data sheet for the negative-going input voltage threshold only.


SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{su2}	Setup time, D0–D27 valid to CLKOUT \downarrow	C _L = 8 pF, See Figure 6	5			ns
t _{h2}	Hold time, CLKOUT \downarrow to D0–D27 valid	$C_L = 8 \text{ pF}$, See Figure 6	5			ns
t _{RSKM}	Receiver input skew margin ⁽²⁾ (see Figure 7)	t _c = 15.38 ns (± 0.2%), Input clock jitter < 50 ps ⁽³⁾	490			ps
t _d	Delay time, CLKIN \uparrow to CLKOUT \downarrow (see Figure 7)	t _c = 15.38 ns (± 0.2%), C _L = 8 pF		3.7		ns
	$C_{\rm relation}$, there is output clear period ⁽⁴⁾	$t_c = 15.38 + 0.75 \text{ sin } (2\pi 500\text{E3t}) \pm 0.05 \text{ ns},$ See Figure 8		±80		20
$\Delta t_{c(o)}$	Cycle time, change in output clock period ⁽⁴⁾	$t_c = 15.38 + 0.75 \text{ sin } (2\pi 3\text{E6t}) \pm 0.05 \text{ ns},$ See Figure 8		±300		ps
t _{en}	Enable time, SHTDN↑ to Dn valid	See Figure 9		1		ms
t _{dis}	Disable time, $\overline{\text{SHTDN}}\downarrow$ to off state	See Figure 10		400		ns
t _t	Transition time, output (10% to 90% t_r or t_f)	C _L = 8 pF		3		ns
t _w	Pulse duration, output clock			0.43 t _c		ns

- (1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) The parameter $t_{(RSKM)}$ is the timing margin available to the transmitter and interconnection skews and clock jitter. It is defined by $t_c/14 - t_{su1}/t_{h1}$.
- (3) |Input clock jitter| is the magnitude of the change in input clock period.
- (4) $\Delta t_{c(0)}$ is the change in the output clock period from one cycle to the next cycle observed over 15000 cycles.












Figure 3. Common-Mode Input Voltage vs Differential Input Voltage



NOTE A: The 16-grayscale test-pattern tests device power consumption for a typical display pattern.

Figure 4. 16-Grayscale Test-Pattern Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



NOTE A: The worst-case test pattern produces the maximum switching frequency for all of the outputs.

Figure 5. Worst-Case Test-Pattern Waveforms




Figure 6. Setup and Hold Time Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)

Tektronix [™] HFS9003/HFS9DG1 Stimulus System (repeating patterns of	An	Device Under Test (DUT)	D0-D27	Tektronix Microwave Logic Multi-BERT-100RX Word Error Detector
F0FFFFF and 0F00000)	CLKIN		CLKOUT	

A. CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs. The magnitude of the advance or delay is t_(RSKM).






Figure 7. Receiver Input Skew Margin and Delay Timing Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)







APPLICATION INFORMATION

Host	ļ	Cable	Flat F	Panel Display					
SN75LVDS81			 	SN75L\	/DS92	1	Grap	hic Contro	ller
3N73LVD301					10302		<u>12-BIT</u>	<u>18-BIT</u>	<u>24-BIT</u>
YOM	48		9	АОМ	D0	27	RED0	RED0	RED0
	4		ŗŢ		D1	29	RED1	RED1	RED1
		1	'00 Ω ≶		D2	30	RED2	RED2	RED2
YOP	47	`	10	A0P	D3	32	RED3	RED3	RED3
TUP				AUP	D4	33	RSVD	RED4	RED4
					D6	35	RSVD	RED5	RED5
Y1M	46		11	A1M	D27	7	NA	NA	RED6
			ĬJ		D5	34	NA	NA	RED7
	l i	1	00 Ω <		D7	37	GREEN0	GREEN0	GREEN0
V/ID	45		12		D8	38	GREEN1	GREEN1	GREEN1
Y1P	4			A1P	D9	39	GREEN2	GREEN2	GREEN2
					D12	43	GREEN3	GREEN3	GREEN3
Y2M	42		15	A2M	D13	45	RSVD	GREEN4	GREEN4
I ZIVI -	~		Ţ		D14	46	RSVD	GREEN5	GREEN5
		1	00 Ω <		D10	41	NA	NA	GREEN6
VOD	41		16		D11	42	NA	NA	GREEN7
Y2P				A2P	D15	47	BLUE0	BLUE0	BLUE0
					D18	51	BLUE1	BLUE1	BLUE1
Y3M	38		19	A3M	D19	53	BLUE2	BLUE2	BLUE2
TOW	1		Ţ	ASIVI	D20	54	BLUE3	BLUE3	BLUE3
	l i	1	00 Ω <		D21	55	RSVD	BLUE4	BLUE4
	37		20		D22	1	RSVD	BLUE5	BLUE5
Y3P	4			A3P	D16	49	NA	NA	BLUE6
					D17	50	NA	NA	BLUE7
					D24	3	H SYNC	H SYNC	H_SYNC
	40 、		 17		D25	5	V SYNC	V_SYNC	V_SYNC
CLKOUTM	+•	\rightarrow	• · · · ·	CLKINM	D26	6	ENABLE	ENABLE	ENABLE
	1				D23	2	NA	NA	RSVD
		1	00 Ω ξ		CLKOUT	26	CLOCK	CLOCK	CLOCK
CLKOUTP	39	\rightarrow	18	CLKINP					
				L		1			
	i		i						

A. The five 100- $\!\Omega$ terminating resistors are recommended to be 0603 types.

B. NA — not applicable, these unused inputs should be left open.

Figure 13. 24-Bit Color Host to 24-Bit LCD Flat Panel Display Application



Host		Cable	Flat F	anel Display					
		ł		CNI751)			Grap	hic Contro	ller
SN75LVDS84/85		Í		SN75L\	D582		<u>12-BIT</u>	<u>18-BIT</u>	<u>24-BIT</u>
YOM	41		9	AOM	D0	27	RED0	RED0	RED0
		1			D1	29 30	RED1	RED1	RED1
		10	$\sum_{i=1}^{n} \Omega_{i}$		D2	30	RED2	RED2	RED2
YOP	40	\rightarrow	10	A0P	D3	33	RED3	RED3	RED3
					D4	35	RSVD	RED4	RED4
	39	i	11		D6	7	RSVD	RED5	RED5
Y1M	33	\rightarrow	• • • • • • • • • • • • • • • • • • •	A1M	D27	34	NA	NA	RED6
	1	1			D5	37	NA	NA	RED7
	38 🗤	10	00Ω ⋛] 12		D7	38	GREEN0	GREEN0	GREEN0
Y1P	30	\rightarrow		A1P	D8	39	GREEN1	GREEN1	GREEN1
					D9	43	GREEN2	GREEN2	GREEN2
	35		15		D12	45	GREEN3	GREEN3	GREEN3
Y2M -		\rightarrow	•	A2M	D13	46	RSVD	GREEN4	GREEN4
	l i	10	ο Ω ξ		D14	41	RSVD	GREEN5	GREEN5
	34	Ĵ	16		D10	42	NA	NA	GREEN6
Y2P		$\rightarrow \rightarrow$	→ ···	A2P	D11	47	NA	NA	GREEN7
					D15	51	BLUE0	BLUE0	BLUE0
			19		D18	53	BLUE1	BLUE1	BLUE1
			·	A3M	D19	54	BLUE2	BLUE2	BLUE2
					D20 D21	55	BLUE3 RSVD	BLUE3 BLUE4	BLUE3 BLUE4
		1	20		D21	1	RSVD	BLUE5	BLUE5
	l i	ł	·	A3P	D22 D16	49	NA	NA	BLUE5
	l i	i			D10 D17	50	NA	NA	BLUE0
		Í			D17	3	H SYNC	H_SYNC	H_SYNC
	40		17		D24	5	V SYNC	V_SYNC	V_SYNC
CLKOUTM	40	×		CLKINM	D26	6	ENABLE	ENABLE	ENABLE
	^1	1	<pre>l</pre>		D23	2	NA	NA	RSVD
		10	$\Omega \Omega \lesssim 10$		CLKOUT	26	CLOCK	CLOCK	CLOCK
CLKOUTP	39	\rightarrow	18	CLKINP					
						-			

A. The four 100- Ω terminating resistors are recommended to be 0603 types.

B. NA — not applicable, these unused inputs should be left open.

Figure 14. 18-Bit Color Host to 24-Bit Color LCD Panel Display Application

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75LVDS82DGG	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS82DGGG4	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS82DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS82DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimension	s are nominal	

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVDS82DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1



PACKAGE MATERIALS INFORMATION

5-Jul-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVDS82DGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated